

HDL Models for Combinational Logic Circuits

Objective:


In this lab students will learn how to implement

- Design and implement combinational circuits (Decoder, Adder, Ripple Carry Adder, Comparator, MUX) using Verilog.
- Apply behavioral modeling techniques (always, case, if-else, procedural assignments) in Verilog code.
- Simulate and verify digital circuit functionality using appropriate testbenches.
- Understand structural relationships between basic modules (e.g., using adders to build ripple-carry adder).

Brief Theory Description of the Lab

This lab focuses on implementing essential combinational logic circuits using Verilog Hardware Description Language (HDL). Students design modules for a decoder, half/full adder, ripple carry adder, comparator, and multiplexer using behavioral modeling approaches. Through these exercises, students learn how to express digital logic using always blocks, case statements, and procedural assignments.

The lab emphasizes understanding how basic combinational circuits function and how they can be interconnected to form more complex systems—for example, using multiple full adders to construct a ripple carry adder. Students also develop testbenches to simulate each design, observe waveform outputs, and verify that the circuits behave as expected. By completing this lab, students gain confidence in writing Verilog code, interpreting simulation results, and understanding the practical implementation of fundamental digital logic components.



This image shows a blank sheet of white paper with horizontal ruling lines. The lines are evenly spaced and extend across the width of the page. There are no margins, text, or other markings on the paper.

Test Bench Code

Write down the Verilog code for designing a full adder circuit using the concept of instantiation of two half adders. Also write code for its test bench waveforms. [5]

Total Marks: 30

Roll Number _____

This image shows a blank sheet of white paper with horizontal ruling lines. The lines are evenly spaced and extend across the width of the page. There are no margins, text, or other markings on the paper.[illegible]

Write code for designing four bit comparator circuit in Verilog HDL. Also write code for its test bench waveform. [5]

Write Verilog code for giving the Behavioral description of four-to-one line multiplexer. Also write code for testing its waveform on test bench. [10]

Roll Number _____