

Lab Manual	
Roll Number_	

## **HDL Models for Combinational Logic Circuits**

## **Objective:**


In this lab students will learn how to implement

- Design and implement combinational circuits (Decoder, Adder, Ripple Carry Adder, Comparator, MUX) using Verilog.
- Apply behavioral modeling techniques (always, case, if-else, procedural assignments) in Verilog code.
- Simulate and verify digital circuit functionality using appropriate testbenches.
- Understand structural relationships between basic modules (e.g., using adders to build ripple-carry adder).

## **Brief Theory Description of the Lab**

This lab focuses on implementing essential combinational logic circuits using Verilog Hardware Description Language (HDL). Students design modules for a decoder, half/full adder, ripple carry adder, comparator, and multiplexer using behavioral modeling approaches. Through these exercises, students learn how to express digital logic using always blocks, case statements, and procedural assignments.

The lab emphasizes understanding how basic combinational circuits function and how they can be interconnected to form more complex systems—for example, using multiple full adders to construct a ripple carry adder. Students also develop testbenches to simulate each design, observe waveform outputs, and verify that the circuits behave as expected. By completing this lab, students gain confidence in writing Verilog code, interpreting simulation results, and understanding the practical implementation of fundamental digital logic components.



Digital Logic Design Lab Date: Total Marks: 30	Lab Manual Roll Number
This picture illustrates the different ways a combine implemented in Verilog. It shows that a single Verilogue equivalent descriptions of the same logic.	
Brief Explanation	
The diagram shows that combinational logic can be	e described in Verilog using several approaches:
<ul> <li>Truth Table → can be converted into a Use</li> <li>Boolean Equation → can be written using Verilog.</li> </ul>	er-Defined Primitive (UDP) in Verilog. g continuous assignment statements (assign) in
<ul> <li>Schematic or Gate Diagram → can be imple (e.g., and, or, not).</li> </ul>	plemented using primitive gate-level modeling
All these representations—truth table, Boolean describe the same underlying combinational logic these modeling styles, and each of them can be trained.	. Verilog allows the designer to choose any of
Exercise	
Write down the Verilog HDL code for designing description or data flow modeling. [5]	g 2 to 4-line decoder circuit using Gate level
·	

Digital Logic Design Lab	Lab Manual
Date:	Roll Number
Total Marks: 30	
<b>Test Bench Code</b>	
,	
Write down the Verilog code for designistantiation of two half adders. Also write	gning a full adder circuit using the concept of te code for its test bench waveforms. [5]

Digital Logic Design Lab Date:	Lab Manual Roll Number
Total Marks: 30	
Write code for designing four bit ripple ca	arry adder by instantiating the chain of four full
adders. [5]	

Digital Logic Design Lab	Lab Manual
Date: Total Marks: 30	Roll Number
Total Walks. 30	
XX7 ** 1 0 1 * * 0 1 **	
	arator circuit in Verilog HDL. Also write code for its
test bench waveform. [5]	
	ioral description of four-to-one line multiplexer. Also
write code for testing its waveform on to	est bench. [10]

Digital Logic Design Lab	Lab Manual
Date:	Roll Number
Total Marks: 30	