In CMOS circuits, pull up device is replaced with a pull up network (PUN) which is designed using PMOS transistor. This arrangement should be such that the circuits implemented by PDN and PUN should be the complement of each other.
What are the CMOS Logic Gates?