circuit diagram of half subtractor and full subtractor circuits

what are the half subtractor and full subtractor circuits?

what are the half subtractor and full subtractor circuits? The design of an arithmetic logic unit requires many functions to implement that are: adders, subtractors, multipliers, and some logical operations as well. While processing the binary information there might be need to subtract the numbers. There are two basic subtractor circuits in digital logic design. They are

  • Half subtractor
  • Full subtractor

What is the half subtractor?

A half subtractor is a circuit that subtracts two bits x and y (x-y) and the resultant consists of two bits: difference and borrow.

There are four possibilities while subtracting two bits that are

half subtractor
half subtractor

Truth table for half subtractor

truth table of half subtractor
truth table of half subtractor

Here x-y is performed. From truth table is can be noticed that difference value is equal to 1 only when there are distinct inputs. When both inputs are same then difference value is equal to 0. Which is exactly like XOR gate behavior. So difference function can be implemented using XOR gate.

Difference=x⊕y

if k-map is constructed for the difference output, the same expression is obtained.

k-map for half subtractor
k-map for half subtractor

Only minterm 1 and 2 are present that is why

Difference=x’y+xy’

SOP implementation of half adder
SOP implementation of half adder
NAND implementation of half adder
NAND implementation of half adder
NOR gate implementation of half subtractor
NOR gate implementation of half subtractor
k-map for half subtractor
k-map for half subtractor
borrow of half subtractor
borrow of half subtractor
NOR gate implementation of half subtractor
NOR gate implementation of half subtractor

Complete circuit of half subtractor

half subtractor logic diagram
half subtractor logic diagram

 

What is the full subtractor circuit?

A full subtractor is a circuit that subtracts three binary bit (x-y-z) where z is the borrow during subtraction. Lets consider the three bit combination then truth table can be constructed as

truth table of full subtractor
truth table of full subtractor

K-map for full subtractor (difference)

k-map for full subtractor
k-map for full subtractor

difference=xy’z’+x’y’z+xyz+xyz’

 

K-map for full subtractor (borrow)

k-map for full subtractor(borrow)
k-map for full subtractor(borrow)

borrow=x’z+x’y+yz

Logic diagram of full subtractor (borrow and difference)

logic diagram of half subtractor
logic diagram of half subtractor
logic diagram of full subtractor
logic diagram of full subtractor

video lecture for half subtractor and full subtractor circuits

video lecture for half subtractor and full subtractor circuits

Lab manual of designing adder and subtractor circuit

lab manual 5 digital logic design adder and subtractor circuit

related topics

Leave a Reply

Your email address will not be published. Required fields are marked *