Table of Contents

# 4-Bit Counter Counter with the same load:

Discuss a binary counter with the same load. Describe with an example? A 4-Bit binary table with the same load can be used to create the desired calculation sequence. It can be used to generate BCD calculations. The strength of its circuits is shown as when the input L and C are “0” then any changes do not occur in the region. A great performance calculation feature in its 4-Bit Binary Counter performance with parallel load.

The counter starts with all zero output, and the C input is always active. As long as the AND gate output is “0”, the positive edge of each clock raises the counter individually. Statistics and fraud on forms containing the gates of XOR:

- F0 = L’.C
- Q0 = (F0rQ0) + (L.D0)
- F1 = F0.Q0
- Q1 = (F1rQ1) + (L.D1)
- F2 = F1.Q1
- Q2 = (F2rQ2) + (L.D2)
- F3 = F2.Q2
- Q3 = (F3r3) + (L.D3)
- Cout = F3.Q3

## Recommended Our Nanometric Reversible 4-Bit Binary Counter with the same responsibility:

The construction and operation of a 4-Bit binary counter with the same load is shown in Fig. 12. The most important restored gates used for the creation of our immutable mind are the Feynman gate, the Peres gate and the Fiendkin gate;

### 4-Bit Binary Variable Counter with the same load:

COUT Q3 Q2 Q1 Q0

This calculator receives 4-Bit data from inputs and delivers data to D Flip Flop in the next cycle. Uploading data from input is determined by L-factor. The proposed circuit is the first attempt to design a 4-Bit binary counter with the same load. It has a low number of recyclable gates, fixed inputs and trash effects. Our proposed circuit has a low quantum cost. The proposed reclaimed region has two phases. First, computer tasks are performed on input or response data. This section is made up of the gates of Peres and the gates of Feynman. Second, D Flip Flop saves the inserted data and responds to the regional input. We have implemented computers using Peres gate instead of other gates because it makes our proposed district better. The Peres Gate has other calculation features with low quantum costs. We have created XOR, AND, OR services using the Peres gates. Second, we used D Flip Flop to store the inserted or extended data. In addition, it requires four Feynman gates to copy the results details and return them to the regional input.

### Examination of a Recommended Binary Counter Recoverable:

Reimbursement circuit is the first attempt to design a 4-Bit binary counter with the same load.

Allow

- α = Calculation of EX-OR input gate input
- β = Dual installation AND gate number
- δ = NO gate count
- T = Complete rational calculation

Complete logical calculation is XOR calculation, AND, NOT logic in the output dialog. For example, Fredkin’s gate has two XORs, four ANDs and two NOTs in the output terminals.

So:

T (FRG) = 2α + 4β + 2δ.

Note, we are using the Feynman gate to make the circuit breaker come back. We copy the results through Feynman’s gates when we need two equal speeches. For example, Fredkin’s gate requires

1XOR + 2AND 1NOT

to produce “(A’BrAC)”.

After that it is necessary

1XOR + 2AND 1NOT to produce “(A’CrAB).”

Therefore, the complete logic calculation of Fredkin’s gate is:

T (FRG) = (1cy + 2β + 1δ) + (1cy + 2β + 1δ) = 2α + 4β + 2δ.

Table 2: 4 repetitive 4 repetitive test results for our binary counter with the same load:

The complete logical calculation of the 4-Bit binary competition circuit is similar to that

T (FRG) = 2α + 4β + 2δ

T (PG) = 16+ 8

T (FG) = 8

T = 26α + 12β + 2δ

Total T is the minimum number of a proposed circuit. Thus, a complete and logical calculation is proven to be the right world. On the other hand, our design features advanced and efficient features with minimal friction. It is the first attempt to design a flexible 4-Bit binary counter counter with the same load. One of the major factors in the design of the convertible logic circuit is the number of continuous inputs. Continuous input is integrated into nxk functionality to make it as a flexible gateway.

Our proposed flexible circuit requires a 9constant input. Therefore, we can say that our design method is a new flexible circuit and the first attempt at existing design during the number if the input is constant.

Our proposed design becomes the right region because we use from a low number of recyclable gates. The small amount of flexible gate and good design of the circuit are some of the reasons for the reduction of fixed input. Some of the effects on recycled gates have not been used so-called garbage disposal. They can be used as primary outlets or inputs for other gates.

The small amount of waste disposal is one of the major obstacles to building a flexible mindset. Our proposed 4-Bit binary refund counter requires 18 trash outputs. Therefore, we can say that our design method is the functional design of the convertible circuit and the optimized design of the numerical time when garbage is removed. The proposed reclaimed circuit requires 17 convertible logic gates.

Their value is the minimum ambiguity of the proposed circuit. The small number of gates is one of the major features of a consistent log. It is essential for a good circuit.

One of the major factors in the design of a flexible logic circuit is the total quantum cost. Quantum Cost (QC) is the structure of any flexible gate. The total quantum cost of the convertible circuit is the total sum of

the quantum cost of the converted gates used. The total amount of convertible circuit costs is as follows:

QC (FRG) = 1 * (5) = 5

QC (PG) = 8 * (4) = 32

QC (D-FF) = 4 * (6) = 24

QC (FG) = 4 * (1) = 4

Total cost = QC (FRG) + QC (PG) + QC (D-FF) + QC (FG) = 5 + 3

### CONCLUSION:

We have suggested a flexible circuit for the 4-Bit calculator with the same load. Renewable region renewed first attempt to design a fixed counter. It has low weight and very quantum costs. Table 2 shows that the refurbishment circuit is the first attempt and proper construction during hardware difficulty, fixed input, waste disposal and gate number.

**What are the CMOS Logic Gates?****What is the magnitude comparator circuit? Design a 3 bit magnitude comparator circuit****What are the synchronous counters? Explain with an example.****what are the half adder and full adder circuits?****what are the half subtractor and full subtractor circuits?****How to design a four bit adder-subtractor circuit?****What are number systems in computer?****Discuss the binary counter with parallel load? Explain its working with an example****how to draw state diagram of sequential circuit?****How to simplify a Boolean function using Karnaugh map (k-map)?****What are the flip flops and registers in digital design?****Define fan-in, fan-out, CMOS and TTL logic levels****what is the Canonical form representation of Boolean function?****What is difference between latches and flip flops?**